DISPS-L1: JPEG2000 Implementations |
Session Type: Lecture
|
Time: Tuesday, March 22, 13:00 - 15:00
|
Location: CC: Room 113-B
|
Chair: Nam Ling, Santa Clara University
|
|
DISPS-L1.1: MEMORY EFFICIENT JPEG 2000 ARCHITECTURE WITH STRIPE PIPELINE SCHEME |
Hung-Chi Fang; National Taiwan University |
Yu-Wei Chang; National Taiwan University |
Chih-Chi Cheng; National Taiwan University |
Chun-Chia Chen; National Taiwan University |
Liang-Gee Chen; National Taiwan University |
|
DISPS-L1.2: THREE-LEVEL PARALLEL HIGH SPEED ARCHITECTURE FOR EBCOT IN JPEG2000 |
Yijun Li; University of Louisiana at Lafayette |
Magdy Bayoumi; University of Louisiana at Lafayette |
|
DISPS-L1.3: A LOW MEMORY QCB-BASED DWT FOR JPEG2000 COPROCESSOR SUPPORTING LARGE TILE SIZE |
Bing-Fei Wu; National Chiao Tung University |
Chung-Fu Lin; National Chiao Tung University |
|
DISPS-L1.4: NOVEL HIGH-THROUGHPUT EBCOT ARCHITECTURE FOR JPEG2000 |
Ramy Aly; University of Louisiana at Lafayette |
Beth Wilson; University of Louisiana at Lafayette |
Magdy Bayoumi; University of Louisiana at Lafayette |
|
DISPS-L1.5: MEMORY ANALYSIS AND THROUGHPUT ENHANCEMENT FOR COST EFFECTIVE BIT-PLANE CODER IN JPEG2000 APPLICATIONS |
Lien-Fei Chen; National Chung Hsing University |
Tai-Lun Huang; National Chung Hsing University |
Yeong-Kang Lai; National Chung Hsing University |
|
DISPS-L1.6: A NOVEL EFFICIENT RATE CONTROL ALGORITHM FOR HARDWARE IMPLEMENTATION IN JPEG2000 |
Alireza Aminlou; University of Tehran |
Omid Fatemi; University of Tehran |
|